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This thesis presents a CMOS floating and grounded tunable capacitance multiplier with 
high multiplication factor. The proposed design uses the translinear loop stage and two 
OTAs stage for the grounded capacitance and CCII and OTAs for the floating one. The 
MOS transistors are biased in Subthreshold region to provide low power consumption and 
high multiplication factor.  The total multiplication factor is widely tunable and can be up 
to 1200 times of the value C with maximum error of 8.5% for the grounded capacitance 
designs and 3600 times with maximum error of 8.6% for the floating capacitance design. 
The designs are simulated using TANNER TSPICE with 0.18μm TSMC level 49 
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عالي. يستخدم التصميم المقترح مرحلة طريقة  ضربمع عامل  (CMOS)بتقنية أو عائم  أرضيمكثف ل الرسالةتقدم هذه 
العائم.  مكثفلل OTAsو CCII واألرضي  مكثفلل OTAs (. ومرحلتيTranslinear Loop) باسم فما يعرالحلقة أو 
عامل توفير واستهالك منخفض للطاقة  لحصول علىل Subthreshold في منطقةالمستخدمة تم تشغيلها  ترانزستوراتال
المكثف  مرة من قيمة 1200على نطاق واسع ويمكن أن يصل إلى  للتحكمعامل الضرب الكلي قابل مضاعف عالي. إن 
المكثف ٪ لتصميم 8.6مرة مع خطأ أقصى يبلغ  3600واألرضي المكثف ٪ لتصميم 8.5مع خطأ أقصى قدره  C األصلية
يتم تشغيل   .CMOS 0.18μm TSMC تقنيةمع  TANNER TSPICE العائم. يتم محاكاة التصاميم باستخدام
كيلو هرتز الذي  1تحت  ةالمنخفض اتفي التردد التصاميم وتعملفولت  0.75±  قدره باستخدام جهد التغذيةرحة تالمقالتصاميم 
.المنخفضة التردداتذات  تطبيقات الطبية الحيويةاليفي بمتطلبات 
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1 CHAPTER 1 
INTRODUCTION 
System integrability has been a common practice over the years to satisfy the appealing of 
reducing the size of the devices and to achieve portability. Meanwhile, the digital systems 
have progressed so far to have been able to integrate millions of transistors into a single 
die area. But on the other hand, the analog systems faced a severe issue in the same matter 
in certain applications such as filters that requires passive elements that are area hungry 
relative to their values. Another appealing feature of integrated systems is high accuracy, 
better performance, wide dynamic range and less power consumption.  
In low frequency applications, such as biomedical circuits when  high impedance values 
such as capacitors and resistors are needed which again is impractical to be implemented 
in the integrated circuits (ICs). The common approach for solving this issue is to use 
impedance multiplier circuit that uses less chip area. The idea here is to implement a small 
starting value of passive element and then scaling it up using a simple circuit that has less 
effect on the total impedance and uses small silicon area. Simulated impedances can be 
grounded or floating depending on the intended application. 
There are several designs and techniques developed so far which introduced some key 
features to distinguish between them such as the multiplication factor, negative impedance, 
transistor type, tunability, power consumption and chip area. Some of these designs are 
built with active elements and a small passive element. These types of designs are usually 
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called impedance simulator, impedance multiplier, impedance emulator or impedance 
scaler.  
1.1 Motivation 
As the technology advances more transistors can be fabricated in a small area except for 
the passive elements. These impedance values are still directly proportional to the silicon 
area. On the top of that, if a high value of impedance is required for an example a capacitor 
in 0.18μm CMOS process has a related value of 1.0fF/μm2 [1]. This means a 1.0nF 
capacitor it may take 1mm2 of silicon area which becomes impractical to fabricated in an 
IC chip because of the area required to implement the capacitor is huge. The motivation of 
this thesis is to develop a circuit which simulates grounded and floating capacitance that 
has higher value, required small area compared to the actual impedance and its total 
impedance is electronically controllable via the bias currents or voltages.  
The following key features should be considered when designing such circuits: 
multiplication factor, technology used, tunability, power consumption and silicon area.   
1.1.1 Multiplication Factor 
The total simulated impedance will require a base passive element in the design, then scaled 
up using various method. The multiplication factor needed to be high so that the base 
impedance can be very small which helps also in reducing the chip area and make the 




The multiplication factor can have a fixed value or range of values. This feature can be 
very helpful in designing circuits with tunable parameters like filters with tunable cut-off 
frequencies or in oscillators with tunable frequencies. 
1.1.3 Power Consumption 
The power consumption is a key parameter as it defines whether this circuit is suitable for 
portable applications such as implantable devices where replacing batteries is considered a 
big concern. It is also important to mention that higher power consumption will dissipate 
more heat which can be critical in some applications. 
1.1.4 Silicon Area 
The main target of the design, with replacing the actual impedance with a simulated one 
containing active elements will result in relatively less chip area. Passive components with 
high values are considered a critical disadvantage in the design or not preferred, so these 
components need to be as minimum as possible.  
1.1.5 Technology used 
As it is known from the technology advancements going toward reducing the size of the 
MOSFET transistor which is different from the bipolar junction transistors (BJT). So, to 
gain the advantage of less area, MOSFET are the preferred choice here.  
1.2 Problem Statement 
Many designs have been reported for the impedance simulator, and this will be shown in 
detail in the literature survey chapter. However, there were always some missing feature 
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from those designs. It is always a challenge to achieve all the feature perfectly, so one or 
more of them had to be suffered so that it can enhance the remaining ones. The problem 
here is in low frequency application like filters with low cut-off frequencies (mHz) which 
translates into large time constants that is directly proportional to the capacitance, these 
types of applications requires large capacitance that will take large silicon area rendering 
the designs to be impossible to fabricate in an IC chip. 
1.3 Thesis Organization 
This thesis will be divided into four chapters and the outline for each one is described 
below. 
Chapter 1: Introduction. 
This chapter presents the need of an impedance simulator circuit to overcome the issue of 
IC fabrication and lists the important feature that these circuits should have which 
motivates this thesis. 
Chapter 2: Literature Review. 
This chapter lists some of the previous designs and circuits used for impedance simulator 
in an organized way and summarize them with a discussion about this research goals. 
Chapter 3: Proposed Designs and Simulation Results. 
Here two proposed circuits for grounded and floating capacitance simulator will be 
presented with appealing features including the design of the sub-circuits that it requires to 
5 
 
yield better results. Simulation results and discussion and nonideal analysis are also 
presented. 
Chapter 4: Conclusion. 




2 CHAPTER 2 
LITERATURE REVIEW 
Impedance scaler is a useful technique when large time constant is needed for low 
frequency applications. Over the years, many circuits have been designed with different 
techniques, some of these will be described in this section while investigating the problems 
within. 
The impedance to be scaled can be a resistor or capacitor. In this work, we will focus only 
on the capacitor simulator as it has many applications like filters, oscillators and 
compensators. 
Impedance simulator attracts the attention of researchers in the last two decades. 
Consequently, a lot of research papers are presented in the open literature. Different 
approaches were used and can be classified as: 
1- Voltage Differencing Transconductance Amplifiers (VDTA) based. 
2- Current Conveyor Transconductance Amplifier (CCTA) and Differential Voltage 
Current Conveyor Transconductance Amplifier (DV-CCTA) based. 
3- Voltage Differencing Buffered amplifier (VDBA) based. 
4- Operational Transconductance Amplifier (OTA) based. 





2.1 VDTA Based Capacitance Simulator 
 
The VDTA has a relation between its input voltages and output currents as shown in Figure 
2-1. The use of VDTA is that it has two values of tunable transconductance which is useful 
for different applications that require tunability such as capacitance simulator. 
 
Figure 2-1 VDTA relation with a variable grounded capacitance simulator design. 
 
A variable grounded capacitance simulator using VDTA presented in [2] and [3] with 
different configurations, using the VDTA model presented in [4]. The multiplication factor 
is the ratio between the bias currents of the two VDTA. One of them is biased with 150μA 
which is very high and will result in a high-power consumption, and due to the limits of 
the bias currents mentioned in the VDTA model, the maximum multiplication factor 
recorded is four times. 
The design in [5] used three VDTA and two passive resistors. These designs suffer from 
high-power consumption because of bias currents in 150μA, with two extra passive 
resistors added there to enhance the multiplication factor range.  
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2.2 CCTA and DV-CCTA Based Capacitance Simulator 
 
The CCTA first realized in 2005 [6], the relation between its currents and voltages are 
shown in Figure 2-2. The main advantage of this block is that its output current can be 
controlled electronically. 
 
Figure 2-2 CCTA relation with a simple grounded capacitance simulator design. 
 
A simple grounded capacitance simulator based-on CCTA is presented in [7], with a supply 
voltage ±1.5V and bias currents 50μA. The resulting power consumption is high, the circuit 
has a limited multiplication factor and it is constructed using bipolar junction transistor 
(BJT) which is not favorable in this era for integrated circuits. Temperature 
insensitive/electronically controllable floating simulators based on DV-CCTA presented 
in [8], but it uses two extra passive element and consumes large power. A current controlled 
CCTA based- novel grounded capacitance multiplier with temperature compensation is 
presented [9] the design has an extremely high multiplication factor and it is tunable, but 
the circuit is designed using BJT and the supply voltage is ±1.5V and high bias currents in 
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micro ampere range. A differential voltage current conveyor (DVCC) based floating 
capacitance multiplier designs are presented in [10] and [11]. These two designs are using 
CMOS transistors but still suffers from an extra passive element and high bias current 
(100μA) results in high power consumption and has limited scaling factor. 
2.3 VDBA Based Capacitance Simulator 
 
The VDBA has a relation between its input voltages and output currents as shown in Figure 
2-3. A transconductance amplifier as an input stage and a unity buffered voltage gain as an 
output stage, thus the tunability can be achieved through the transconductance value which 
is suitable for capacitance simulator. 
 
Figure 2-3 VDBA relation with a tunable capacitance multiplier design. 
 
A tunable capacitance multiplier with a single voltage differencing buffered amplifier is 
presented in [12]. The design is, BJT based with limited scaling factor and high-power 
consumption. A similar VDBA based design is presented in [13] but it uses two VDBA`s 
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and extra two passive elements which still has the same disadvantages with even large 
silicon area. Another floating capacitance multiplier circuit using full-balanced voltage 
differencing buffered amplifiers (FB-VDBAs) is reported in [14] using BiCMOS 
realization. It requires high bias current (50μA) and have limited scaling factor. 
2.4 OTA Based Capacitance Simulator 
 
The OTA shown in Figure 2-4 has been employed and emphasized as a favorable building 
blocks for tunable applications and circuit realizations for capacitance multipliers. 
 
Figure 2-4 OTA relation with a an electronically controllable capacitance multiplier with temperature 
compensation. 
 
 An electronically controllable capacitance multiplier circuit with temperature 
compensation utilizing the OTA are presented in [15], [16], and [17]. These designs have 
high multiplication factor because of the wide linear range of the OTA designed using BJT. 
Other designs are presented in [18], [19] and [20]. The existence of an extra passive 
elements renders these designs to have large silicon area. Designs presented in [21] and 
[22] are using dual output OTAs. The bias currents are high and hence consumes high 
power and are not tunable.  
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Multiple stage capacitance multiplier using dual-output differential amplifiers is presented 
in [23]. The design used multiple stages such that the multiplication factor can be high, but 
the total power consumption is high. The design presented in [24] has high bias currents 
resulting in high power consumption and a limited scaling factor. 
2.5 VDCC Based Capacitance Simulator 
 
The VDCC is presented in [25] with its input and output relation is shown in Figure 2-5. 
 
Figure 2-5 VDCC relation with a tunable floating capacitance simulator design. 
 
Tunable capacitance simulators with VDCC are found in [26], [27], [28] and [29]. All these 
designs require extra passive elements which is not suitable in integrated circuits and the 
bias current is around 100μA which is considered high and hence high power consumption. 
2.6 Other Capacitance Simulator designs 
 
The design in [30] uses Operational transresistance amplifier (OTRA) and six passive 
elements which consumes a large chip area and it is not electrically tunable. Another design 
using voltage differencing inverting buffered amplifier (VDIBA) is presented in [31]. This 
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design uses less chip area but suffers from a very limited range of tuning. Another design 
uses differential unity gain amplifier to implement a floating impedance scaling circuit 
[32]. It is a simple design, but it lacks the tunability for the multiplication factor since it 
depends on transistor sizes. A complex design in [33] employing log and anti-log circuits 
plus two nonlinear transconductance. Since the log and anti-log circuits involving 
excessive number of active elements this affects the area and the power consumption of 
the circuit in addition to the complexity of the circuit itself. A grounded capacitance 
utilizing Dual-X second-generation current-conveyor DXCCII is presented in [34]. The 
problem in this circuit is the DXCCII itself since the implementation of this device requires 
large number of transistors with high bias currents which results in high power 
consumption and a large area on chip. 
The designs presented in [35] – [42] have extra passive elements which will require large 
silicon area. Other designs in [43], [44] and [45] uses large bias currents increasing the 
power consumption. The circuit presented in [46] has a limited multiplication factor. 
 Another circuits for capacitance simulator are presented in [47] and [48], which has fixed 
scaling factor and lacks the tunability. 
2.7 Summary 
 
From the presented works in the literature survey, it is wise to compare between them to 
have a general understanding of the features for each design. We will be interested in the 
number of extra passive elements, power consumption, supply voltage, transistor type, 
technology used, electronically tunable and maximum multiplication factor. A summery 
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for the literature survey is in Table 2-1 where F means for floating, G for grounded and 
NA for not available. 
















[2] VDTA G ±0.9V NA 0.18μm 0 Yes 3 
[3] VDTA G ±0.9V NA 0.18μm 0 Yes 1.7 
[5] VDTA G NA NA NA 2 Yes 1.7 
[7] CCTA G ±1.5V 542μW BJT 1 Yes 10 
[9] CCTA G ±1.5V 0.822mW BJT 0 Yes 4 
[12] VDBA G ±1.5V 0.89mW BJT 1 Yes 20 
[13] VDBA G ±1.5V NA BJT 2 Yes 10 
[15] OTA G NA NA BiCMOS 0 Yes 1000 
[17] OTA G NA NA BJT 0 Yes 100 
[18] OTA G ±2.2V 1.32mW 0.5μm 1 Yes 28 
[20] OTA G ±3V 1.815mW 0.5μm 2 Yes 10000 
[21] OTA G NA NA NA 2 NA 10 
[22] OTA G NA NA NA 2 Yes 100 
[23] OTA G ±2V 6.72mW 0.5μm 0 Yes 28 
[24] OTA G NA NA NA 0 Yes 7 
[26] VDCC G ±5V NA BJT 1 Yes NA 
[29] VDCC G NA NA 0.35μm 1 Yes 30 
[30] OTRA G NA NA BJT 6 No NA 
[31] VDIBA G ±0.75V 5.27mW 0.25μm 0 Yes 3 
[34] DXCCII G ±0.1.65V 0.2mW 0.35μm 0 Yes 50 
[35] CCII G NA NA BJT 2 No NA 
[36] NA G NA NA UMC130 3 No NA 
[38] CMOS G 1.8V NA 0.18μm 4 No NA 
[39] OTA CCII G NA NA NA 2 Yes NA 
[41] CMOS G NA NA BiCMOS 0 No 40 
[45] VDIBA G ±0.75V 5.27mW 0.25μm 0 Yes 3 
[46] CMOS G 1.2V 175nW 65nm 0 Yes 140 
[8] DV-CCTA F ±2.5V NA BJT 2 Yes 3 
[10] DVCC F ±0.75V 1.29mW 0.13μm 2 Yes 20 
[11] DVCCTA F ±2V 3mW 0.5μm 1 Yes 3 
[14] FB-VDBA F ±1V NA BiCMOS 0 Yes 3 
[16] OTA F ±2.5V 0.565mW BJT 0 Yes 100000 
[19] OTA F NA 0.5μW 0.35μm 1 Yes NA 
[27] VDCC F ±0.45V 556μW 90nm 2 No NA 
[28] VDCC F ±0.9V NA 0.18μm 2 Yes NA 


















[37] CMOS F ±3V 5.28mW 0.5μm 3 Yes 10 
[40] DVCC F ±0.2.5V NA 0.25μm 0 Yes 15 
[43] CBTA F ±1.5V 43.3mW 0.25μm 2 NA NA 
[44] FB-VDBA F ±1V NA BiCMOS 0 Yes 3 
[47] CMOS F ±0.9V 53.2μW 0.18μm 0 No NA 
[48] CMOS F 1.8V 5.94μW 0.18μm 0 No 50 
[33] NA NA 0.5V 16.19nW 0.18μm NA NA NA 




3 CHAPTER 3 
PROPOSED DESIGN 
By observing the previous designs; it appears that a design with tunability, low power 
consumption and without any extra passive elements is required. These are the main key 
feature of this thesis. In this chapter, a tunable grounded and floating capacitance simulator 
with high multiplication factor are realized utilizing translinear principle, OTAs and CCII. 
Both proposed designs are designed in weak inversion featuring low-power consumption, 
linearly tunable and requires small silicon area to make them suitable for portable implants 
applications. 
3.1 Design Concept 
 
The principle of designing a capacitance scaler is discussed in [49]. The scaling of a 
capacitance can be done in two methods as illustrated in Figure 3-1. In Figure 3-1a the 




Figure 3-1 General design for floating capacitance simulator 
The input current for the circuit is 
𝐼𝑖𝑛 =





















 𝐶𝑒𝑞 = (1 + 𝑁) ∗ 𝑠𝐶  
Figure 3-1b employs a current-controlled current source (CCCS) connected in parallel with 
the capacitor, the input current for the circuit is 






= 𝑉 ∗ 𝑠𝐶(1 + 𝑁) 
















 𝐶𝑒𝑞 = (1 + 𝑁) ∗ 𝑠𝐶  
It is clear that designs based on voltage controlled will require high voltage dynamic range 
for tunability and may need to generate voltages higher than the input voltage. The 
disadvantages here are the limitation in the dynamic range and are difficult to implement 
due to the advanced technology which utilizes low power supply. On the other hand, 
designs based on current controlled are preferable due to the wide dynamic range under 
low supply voltages.  
After an extensive study of the literature survey and focusing on current controlled method, 
a proposed method is selected for designing a capacitance simulator in Figure 3-2 [46]. 
This method is used for floating capacitance simulator. However, grounded capacitance 
simulator is obtained if V2 is grounded. 
 




With the differential unity gain amplifier (DUA) and neglecting the input impedance from 
the current scaler circuit, the voltage across the impedance Z, V3 is given by: 
 𝑉3 = 𝑉1 − 𝑉2 (3.1) 








By using the current scaling circuit that acts as a linear current amplifier with two outputs, 
one is drown from V1, the other supplies to V2. The equivalent impedance seen between 



























 𝐶𝑒𝑞 = 𝐶 ∗ 𝑁 (3.4) 




To achieve low power consumption, it is desired to design the proposed circuit using 
MOSFET operating in weak inversion region. 
As for the tunability, the current scaling circuits should be constructed with a linear 
electronically tunable design block with high accuracy. 
Regarding the multiplication factor, a general fact is that if a circuit is designed to be 
operated in subthreshold region, it is expected that its dynamic range to be low which 
affects the multiplication factor. To overcome this problem, the multiplication can be done 
in two stages instead of one. With low scaling factors from both stages, the accumulated 
scaling factor will be high since both factors are multiplied. 
3.2 Proposed Grounded Capacitance Multiplier 
 
The proposed grounded capacitance multiplier is shown in Figure 3-3, it consists of two 
multiplication stage and a CCII as current buffer stage. The first stage of multiplication is 
the translinear loop formed using M1-M4, a current buffer formed using M5-M12 and 





Figure 3-3 Proposed grounded capacitance simulator circuit 
 
From the translinear loop, the well-known relation between the currents in subthreshold 
region is. 
 𝐼D1 ∗ 𝐼D2 = 𝐼D3 ∗ 𝐼D4 (3.5) 
 𝐼D1 = 𝐼in0 + 𝐼1  
 𝐼D4 = 𝐼M + 𝐼4  
Then equation (3.5) is written as 
 (𝐼1 + 𝐼𝑖𝑛0) ∗ 𝐼2 = 𝐼3 ∗ (𝐼4 + 𝐼𝑀) 
 𝐼1 ∗ 𝐼2 + 𝐼𝑖𝑛0 ∗ 𝐼2 = 𝐼3 ∗ 𝐼4 + 𝐼𝑀 ∗ 𝐼3   
If I1*I2 = I3*I4, then   
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 𝐼𝑀 = 𝑀 ∗ 𝐼𝑖𝑛0 (3.6) 







∗ 𝑀 ∗ 𝐼𝑖𝑛0  
The current IMK is given as. 
 𝐼𝑀𝐾 = 𝑔𝑚2𝑉1 =
𝐼𝐵2
𝐼𝐵1
∗ 𝑀 ∗ 𝐼𝑖𝑛0 = 𝑀 ∗ 𝐾 ∗ 𝐼𝑖𝑛0 (3.7) 
Where K = IB2/IB1. 













The impedance of the capacitor is very large compared to the input impedance of the 





Replacing the impedance by capacitance with Z = 1/sC 
 𝐶𝑒𝑞 = 𝐶 ∗ 𝑀 ∗ 𝐾 (3.11) 
Equation (3.11) shows that the equivalent capacitance can be controlled by two multiplying 
factors M and K. This will allow a multiplication factor up to 1200 times while keeping 
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the percentage of error lower than 10%. Another feature which is observed clearly from 
the equations that it is temperature insensitive, due to the cancelation of all temperature 
related parameter from all stages. 
Negative equivalent capacitance can be achieved by swapping the connection of OTA2 
inputs, which causes the current IMK to be inverted, then the result of the total capacitance 
can be in negative values. The details of each stage is explained in the following sub 
chapters. 
3.2.1 Translinear Loop 
 
Figure 3-4 Translinear loop circuit 
 
With to Figure 3-4, the translinear loop formed by M1-M4 relation is given by: 
 𝑉𝐺𝑆1 + 𝑉𝐺𝑆2 = 𝑉𝐺𝑆3 = 𝑉𝐺𝑆4 (3.12) 















Where IDO is the saturation current, VGS is the gate-source voltage, VTH is the threshold 
voltage, n is the slope factor, VT is the thermal voltage, VDS is the drain-source voltage. 
For the NMOS to operate in forward saturation, the following conditions must be satisfied. 
 𝑉𝐷𝑆 > 4𝑉𝑇 (3.14) 
 𝐼𝐷 ≪ 𝐼𝐷0 (3.15) 
Equation (3.13) is rewritten as 






Using the equation (3.16), VGS is given. 
 𝑉𝐺𝑆 = 𝑛𝑉𝑇 ∗ ln (
𝐼𝐷
𝐼𝐷𝑜
) + 𝑉𝑇ℎ (3.17) 
Assume M1-M4 are matched then combining equations (3.12) and (3.17). The following 
relation is generated. 
 𝐼𝐷1 ∗ 𝐼𝐷2 = 𝐼𝐷3 ∗ 𝐼𝐷4  
Since the transistor current will be the same as their respective bias currents. 
 𝐼1 ∗ 𝐼2 = 𝐼3 ∗ 𝐼4 (3.18) 
Equation (3.18) can be written as. 
 𝐼4 = 𝐼𝑜𝑢𝑡 = 𝐼𝑖𝑛 ∗ 𝑀 (3.19) 
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Where M equals to I2/I3. Applying the relation (3.19) to the circuit in Figure 3-3 
 𝐼𝑀 = 𝐼𝑖𝑛0 ∗ 𝑀 (3.20) 
This yields the first multiplied current IM with a factor M. 
3.2.2 Current Conveyor 
Current conveyor can be used as a current buffer for their unique characteristic to copy the 
current from terminal X to terminal Z [51]. The circuit diagram of the CCII is shown in 
Figure 3-5 and has the matrix relation between its terminals shown in equation (3.21). 
 

















This circuit consists a class AB voltage follower between terminal Y and X formed by 
transistors M1-M4, this provides a good control and high effectiveness and accuracy in the 
use of the quiescent current and has relatively low voltage offset which is determined 
mainly by transistor mismatch [51]. The transistors M5-M6 and M7-M8 are simple current 
mirrors to copy the current between terminal X and Z. These simple current mirrors can be 
replaced by cascode current mirrors to enhance the accuracy and increase the output 
impedance if needed. The two bias currents Ib will force the input current at terminal Y to 
be nearly zero and hence the input impedance at terminal Y is infinity. 
3.2.3 OTA 
 




The OTA`s structure is balanced type with cascode current mirrors to provide high output 
impedance and better accuracy as shown in Figure 3-6. It has a simple differential pair 
operating in subthreshold with the following relation. 
 𝐼𝑏 = 𝐼𝐷𝑀1 + 𝐼𝐷𝑀2  
 𝐼𝑜𝑢𝑡 = 𝐼𝐷𝑀1 − 𝐼𝐷𝑀2  
Using the current equation for MOS operating in subthreshold region, the relation between 





























































The two transistors are matched and share the same source voltage VS, the term e
-VDS/VT 




























The gate voltage (VG) of the two transistors M1 and M2 are inputs of the differential pair, 
then the differential voltage (Vid) will have this relation. 
 𝑉𝑖𝑑 = 𝑉𝐺1 − 𝑉𝐺2  




































The resulted equation gives a similar relation to the hyperbolic tan (tanh) function. 

















It is well known that in the tanh function, the output is almost equal to the input as shown 
from the tanh curve in Figure. 3-7, this implies that. 




Figure 3-7 tanh function curve  
 











< 0.5 (3.30) 
 𝑉𝑖𝑑 < 𝑛𝑉𝑇 (3.31) 
Combining equation (3.29) and equation (3.27), the output current is given by. 
 𝐼𝑜𝑢𝑡 = 𝐼𝑏 ∗
𝑉𝑖𝑑
2𝑛𝑉𝑇
= 𝑔𝑚𝑉𝑖𝑑 (3.32) 
Where gm is equal to (IB/2nVT). 
The bias current Ib has a limited range since the OTA is designed to work in subthreshold 
and need to be kept in this mode. As mentioned earlier, in equation (3.15), the bias current 
29 
 
should be ten times less than IDO of the transistors to assure forward saturation in weak 
inversion operation. 
Consider the two OTAs connected in a configuration shown in Figure 3-8. OTA1 acts as 
an active grounded resistor equals to 1/gm. 
 
Figure 3-8 Two OTAs configuration for current amplifier 
 







∗ 𝐼𝑖𝑛 (3.33) 
Then output current Iout is given as. 
 𝐼𝑜𝑢𝑡 = 𝑔𝑚2𝑉1 =
𝐼𝐵2
𝐼𝐵1
∗ 𝐼𝑖𝑛 (3.34) 
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3.2.4 Simulation Results 
TANNER TSPICE simulator with 0.18μm TSMC CMOS processing technology and 
BSIM3V3 level 49 MOS model was used to simulate the proposed grounded capacitance 
simulator. The aspect ratio for all transistors is given in Table 3-1. The circuit was powered 
with voltage sources of ±0.75V. All bias currents have the initial value of 10nA, and the 
capacitor C value will be 10pF. The bias currents I2 and I4 are fixed to 200nA which make 
the value of M to be equal to 20. The current IB2 was swept from 10nA to 600nA so the 
value of K will be from 1 to 60, and the total multiplication factor will be in the range from 
20 to 1200. From equation (3.11), the expected simulated capacitance will be from 0.2nF 
to 12nF. 
Table 3-1 The aspect ratios of the transistors for the proposed grounded capacitance 
Block Transistor W/L 
Translinear M1 – M4 20µm / 1µm 
CCII M1 – M8 10µm / 0.25µm 
OTA 
M1 – M2 20µm / 0.5µm 
M3 – M14 10µm / 1µm 
 
Plot of the simulated impedance of the proposed grounded capacitor is shown in Figure 3-
9. It is evident that the working frequency range is between 1Hz and 1KHz. The scaled 
capacitance values have been obtained for both the ideal and simulated results and were 
compared, the results are shown in Table 3-2 and Figure 3-10. It is seen that having a large 




Figure 3-9 The impedance of the proposed grounded capacitance simulator for M=20 and K =60 
 
Table 3-2 Comparison between the theoretical and simulated capacitance 
M = 20 Expected value of 
Capacitance (nF) 
Simulated value (nF) % of Error 
K Multiplied Factor 
1 20 0.2 0.210 5.030 
5 100 1.0 0.993 0.738 
10 200 2.0 1.950 2.505 
20 400 4.0 3.822 4.461 
40 800 8.0 7.452 6.845 




As shown in Table 3-2, the percentage of error is increasing with the increase of factor K, 
this happens because the bias current of OTA1 is increasing which will become closer to 
the value of IDO affecting the conditions in equation (3.15). 
 
Figure 3-10 Variations between the simulated and expected values of the grounded capacitance through 
different multiplication factor 
 
To study the temperature variation effect, the temperature analysis was carried out. The 
temperature has swept from 0C to 100C for the multiplication factor of 1200, which is 





Figure 3-11 Simulation result of temperature analysis for scaling factor of 1200 
 
The propose grounded capacitance simulator design is compared with the previous works 
and summarized in Table 3-3. 
From Table 3-3, it is seen that the proposed work excelled the other designs in terms of 
low-power consumption and has high tunable range (up to 1200) compared with the others 























[2] VDTA G ±0.9V NA 0.18μm 0 Yes 3 
[3] VDTA G ±0.9V NA 0.18μm 0 Yes 1.7 
[5] VDTA G NA NA NA 2 Yes 1.7 
[7] CCTA G ±1.5V 542μW BJT 1 Yes 10 
[9] CCTA G ±1.5V 0.822mW BJT 0 Yes 4 
[12] VDBA G ±1.5V 0.89mW BJT 1 Yes 20 
[13] VDBA G ±1.5V NA BJT 2 Yes 10 
[15] OTA G NA NA BiCMOS 0 Yes 1000 
[17] OTA G NA NA BJT 0 Yes 100 
[18] OTA G ±2.2V 1.32mW 0.5μm 1 Yes 28 
[20] OTA G ±3V 1.815mW 0.5μm 2 Yes 10000 
[21] OTA G NA NA NA 2 NA 10 
[22] OTA G NA NA NA 2 Yes 100 
[23] OTA G ±2V 6.72mW 0.5μm 0 Yes 28 
[24] OTA G NA NA NA 0 Yes 7 
[26] VDCC G ±5V NA BJT 1 Yes NA 
[29] VDCC G NA NA 0.35μm 1 Yes 30 
[30] OTRA G NA NA BJT 6 No NA 
[31] VDIBA G ±0.75V 5.27mW 0.25μm 0 Yes 3 
[34] DXCCII G ±0.1.65V 0.2mW 0.35μm 0 Yes 50 
[35] CCII G NA NA BJT 2 No NA 
[36] NA G NA NA UMC130 3 No NA 
[38] CMOS G 1.8V NA 0.18μm 4 No NA 
[39] OTA CCII G NA NA NA 2 Yes NA 
[41] CMOS G NA NA BiCMOS 0 No 40 
[45] VDIBA G ±0.75V 5.27mW 0.25μm 0 Yes 3 













3.3 Proposed Floating Capacitance Simulator 
 
The block diagram of the proposed floating capacitance simulator is shown in Figure 3-12. 
It consists of a CCII+ and two multiplication stages. The first multiplication stage consists 
of OTA1 and OTA2 and the second multiplication stage is formed using OTA3 and OTA4. 
 
Figure 3-12 Proposed circuit for the floating capacitance simulator 
 
With reference to Figure 3-12 
 𝐼𝑖𝑛 = 𝐼𝐶  (3.35) 







∗ 𝐼𝐶 (3.36) 
The current IK is given by: 
 𝐼𝐾 = 𝑔𝑚2𝑉3 =
𝐼𝐵2
𝐼𝐵1
∗ 𝐼𝐶 = 𝐾 ∗ 𝐼𝐶 (3.37) 
Where K = IB2/IB1. 









∗ 𝐾 ∗ 𝐼𝐶 (3.38) 
Then output currents IMK+ and IMK- are given by: 
 𝐼𝑀𝐾+ = −𝐼𝑀𝐾− = 𝑔𝑚4𝑉4 =
𝐼𝐵4
𝐼𝐵3
∗ 𝐾 ∗ 𝐼𝐶 = 𝑀 ∗ 𝐾 ∗ 𝐼𝐶  (3.39) 
Where M = IB4/IB3. 







































 → 𝐶𝑒𝑞 = 𝐶 ∗ 𝑀 ∗ 𝐾 (3.44) 
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The relation in equation (3.44) describes the functionality of the proposed floating 
capacitance simulator with two scaling factors M and K. Consequently, high scaling factor 
is achieved. The proposed design is electronically tunable through the bias currents of the 
OTAs. The design is passive-less to insure the ability to fabricate it using CMOS 
technology with less silicon area compared to designs with extra passive elements. All the 
transistors in the proposed design works in subthreshold region to assure low power 
consumption. The details for the sub-circuits will be discussed next. 
The internal circuit for the CCII+ is shown in Figure 3-13. 
 
Figure 3-13 Circuit diagram for the enhanced CCII 
The current conveyor used is a modified version of the CCII in Figure 3-5 with cascode 
current mirrors to enhance the output impedance.  
The circuit design of the OTAs used (OTA1, OTA2, OTA3) is shown in Figure 3-6. 
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The OTA4 is a dual outputs OTA (DO-OTA) and the circuit design of it is shown in Figure 
3-14. 
 
Figure 3-14 Circuit diagram for DO-OTA 
 
The relationship between the output currents in the OTA4 is defined as follows. 
 𝐼out+ = −𝐼out− = 𝑔𝑚𝑉𝑖𝑑 (3.45) 
It is important to find the range of the bias current such that M1 and M2 remains in 
subthreshold forward saturation with ID << IDO and VDS ≥ 4VT 










𝑉𝑡  (3.46) 
Where Vth is the threshold voltage which is given on the file for every combination of 
length and width of the transistor, L is the transistor length, W is the width of the transistor, 
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kS is the reciprocal of the slope factor equals 1/n , Vt is the thermal voltage, Cox is the oxide 
capacitance and u is the carrier mobility which has this relation. 










Where μ0, Lμ0, Wμ0 and Pμ0 are process parameters given from the BSIM3.3 level 49 
0.18μm technology library file. There are 16 groups of parameters, each group depends on 
whether the length and width of the transistor falls into certain range. The range for NMOS 
transistor is shown in Table 3-4. 
Table 3-4 NMOS transistor groups for each range of width and length 
Group 
Length Range Width Range 
Min (um) Max (um) Min (um) Max (um) 
1 10 20 10 900.001 
2 1.2 10 10 900.001 
3 0.5 1.2 10 900.001 
4 0.18 0.5 10 900.001 
5 10 20 1.2 10 
6 1.2 10 1.2 10 
7 0.5 1.2 1.2 10 
8 0.18 0.5 1.2 10 
9 10 20 0.5 1.2 
10 1.2 10 0.5 1.2 
11 0.5 1.2 0.5 1.2 
12 0.18 0.5 0.5 1.2 
13 10 20 0.22 0.5 
14 1.2 10 0.22 0.5 
15 0.5 1.2 0.22 0.5 
16 0.18 0.5 0.22 0.5 
 
Then, the parameters μ0, Lμ0, Wμ0, Pμ0 and Vth0 which is the threshold voltage are 





Table 3-5 Factory parameters for the MOS in 0.18μm technology 
Group Vth0 U0 pu0 wu0 lu0 
1 0.4365561 0.04220339 0 0 0 
2 0.4304705 0.04187289 0 0 3.291809e-09 
3 0.4793240 0.04381358 0 0 1.0406079e-09 
4 0.4752311 0.04335447 0 0 1.2517989e-09 
5 0.4364873 0.04303590 0 -8.320099e-09 0 
6 0.4303924 0.04273027 2.4756895e-15 -8.568663e-09 3.0440912e-09 
7 0.4799949 0.04452649 8.0088650e-16 -7.124867e-09 9.604713e-10 
8 0.4751966 0.04384084 -2.4055863e-16 -4.860856e-09 1.2758692e-09 
9 0.4406337 0.03519972 0 1.0362965e-09 0 
10 0.4340151 0.03482766 1.6856667e-15 8.670528e-10 3.705752e-09 
11 0.4821278 0.03581186 -1.1138246e-15 3.280407e-09 2.5640821e-09 
12 0.4891579 0.03980552 4.1479770e-16 -4.268465e-11 7.269945e-10 
13 0.4632908 0.03533742 0 9.682726e-10 0 
14 0.4576404 0.03434400 -1.3716021e-15 1.105983e-09 9.894555e-09 
15 0.4985188 0.04437776 1.0146696e-15 -9.511471e-10 -1.7446106e-09 
16 0.4862920 0.03710350 -1.7230291e-17 1.2921135e-09 1.6015452e-09 
 





Where k is the Boltzmann constant equal to 1.38064852*10-23, T is the temperature in 
Kalvin, in room temperature it will be equal to 299.14 K and q is the electron charge equals 
to 1.60217662*10-19 C. 





Where eo is the vacuum permittivity equal to 8.8541878176*10
-12, eox is the relative 




The slope factor n can be found from the technology file, the NMOS has a slope factor of 
1.3 and the PMOS has 1.33 for the 0.18um technology, so the reciprocal of the slope factor 
for NMOS is 0.77 and PMOS is 0.752 
Using equation (3.47) for transistor with length of 0.3μm and width of 15μm the parameter 
group is number 4, the thermal voltage at room temperature is around 25.8mV. The carrier 
mobility can be found as below. 









= 0.047527133 (3.50) 
Combining equations (3.50) and (3.46), the saturation current IDO is 2.8μA. 
For transistors M1 and M2 in the OTA Figure 3-6, the transistor currents ID1 and ID2 will 
be halved the bias current. Then by determining the bias currents of the OTAs utilizing the 
ratio between the saturation current IDO and the transistor current ID in equation (3.15) to 














> 10 → 𝐼𝐷 < 0.28μA (3.52) 
Since the bias current is double the transistor currents of M1 and M2, then the maximum 
bias current allowed should be less than 560nA. If the maximum multiplication factor to 
be around 60 times, then, the maximum bias current allowed should be around 9.3nA. 
3.3.1 Simulation Results 
The functionality of the proposed floating capacitance multiplier circuit in Figure 3-12 is 
confirmed using TANNER TSPICE simulator with 0.18μm TSMC CMOS processing 
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technology and BSIM3V3 level 49 MOS model. The bias currents Ib, IB1 and IB3 are 5nA. 
The bias current IB2 is kept at 300nA for the multiplication factor K of 60 and the bias 
current IB4 is swept from 5nA to 300nA for the multiplication factor M from 1 to 60, so the 
total multiplication factor will be swept from 60 to 3600. The circuit is operated from 
±0.75V supply voltage. The capacitor C is 3pF. The expected capacitance range should be 
between 0.18nF to 10.8nF. The transistors aspect ratios are listed in Table 3-6. 
Table 3-6 The aspect ratios of the transistors used in the proposed floating capacitance multiplier 
Block Transistor W/L 
CCII 
M1 – M4 1µm / 0.5µm 
M5 – M8 1.2µm / 0.3µm 
M9 – M12 0.9µm / 0.45µm 
OTA 
M1 – M2 15.0µm / 0.3µm 
M3 – M10 4.0µm / 0.8µm 
M11 – M14 3.8µm / 0.9µm 
OTA-D 
M15 – M18 4.0µm / 0.8µm 
M19 – M22 3.8µm / 0.9µm 
 
Plot of the simulated impedance of the proposed circuit is shown in Figure 3-15 for a total 
multiplication factor of 3600 compared with the theoretical value. It is seen that the 
working frequency is in the range between 1mHz and 5KHz, which shows that the 
proposed circuit is suitable for sub-hertz applications. The scaled total capacitance values 
have been calculated for both the ideal and simulated results and compared for observing 
the accuracy, the results are shown in Table 3-7 and Figure 3-16. It is seen that having a 




Figure 3-15 The impedance of the proposed floating capacitance simulator for M=60 and K =60 
 
The power consumption recorded by the simulator is 2.301μW for a total multiplication 
factor of 3600 and 0.336μW for a total multiplication factor of 60. These values give an 
exquisite achievement to the proposed circuit for low power consumption, so it is suitable 







Table 3-7 Comparison between the theoretical and simulated capacitance 




% of Error 
K Multiplied Factor 
1 60 0.18 0.176 2.453 
2 120 0.36 0.347 3.661 
4 240 0.72 0.687 4.555 
8 480 1.44 1.363 5.357 
16 960 2.88 2.701 6.220 
32 1920 5.76 5.341 7.268 
60 3600 10.8 9.885 8.475 
The percentage of error is increasing with the increase of K because the bias current of the 
OTA4 is increasing which will make it closer to the saturation current of the transistors IDO 
and hence affecting the condition in equation (3.15) 
 




Simulation results for temperature analysis was carried out. The temperature was swept 
from -25oC to 80oC in steps of 20oC. The simulation result for the equivalent impedance 
with total multiplication factor of 3600 is shown in Figure 3-17. 
 
Figure 3-17 Simulation result of temperature analysis for scaling factor of 3600 
 
It is evident that the total capacitance is insensitive to the temperature variation since all 
the temperature related parameters cancelled each other. 
Since the design is based on the assumption of perfect matching, it is important to observe 
the effect of the mismatch between the transistor’s parameters. Consequently, it is 
important to study the effect of mismatch in device dimension that may result during 
fabrication process. To do so, the 0.18μm BSIM3V3 level 49 technology file already 
supplied with all the variation in transistor parameters. To utilize these variation, Monte 
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Carlo analysis simulation is carried out in the TANNER T-SPICE with 100 samples. Monte 
Carlo simulation shown in Figure 3-18 for the equivalent total impedance where the 
multiplication factor of 900. 
 
Figure 3-18 Monte Carlo simulation result for a total multiplication factor of 900 
 
3.3.2 Non-Ideal Analysis 
The previous analysis and resulted equations were carried out based on the assumption that 
the CCII and OTA are ideal. In this section, the effect of nonideality of these blocks will 
be analyzed. 
















Where α is the voltage coefficient and β is the current coefficient. 
For the non-ideal voltage follower, the voltage at terminal X will be. 
 𝑉𝑋 = 𝛼𝑉𝑌 − 𝐼𝑋 ∗ 𝑅𝑋 (3.54) 
From the circuit in Figure 3-12, since the equivalent impedance of the capacitor is much 
higher than RX, hence the Z=1/sC with C is equal 3pF results in a very low current IX, so 
the effect of the second term will be neglected and equation (3.54) is rewritten as: 
 𝑉𝑋 = 𝛼𝑉𝑌 (3.55) 
For the non-ideal current follower in the CCII, the current at terminal Z will be. 
 𝐼𝑍 = 𝛽𝐼𝑋 (3.56) 
With this, Iin in the terminal Z will be equal to. 
























For OTA4, it is assumed that both the output currents are equal in magnitude, with the non-
ideal case they have this relation between them. 
 𝐼MK+ = 𝛾𝐼MK− (3.59) 



























The equivalent impedance including all the non-ideal parameters. 







The percentage of error is. 







) 𝛽 − 1| ∗ 100 (3.62) 
As the modified CCII includes cascode current mirrors in the output stage, the current 
following error parameter β will be nearly 1. 
A total error if 1.11% can be found if V1=10mV, V2=1mV, β=0.99 and γ=0.98 and α=0.97. 
The propose floating capacitance simulator design is compared with the previous works 
























[8] DV-CCTA F ±2.5V NA BJT 2 Yes 3 
[10] DVCC F ±0.75V 1.29mW 0.13μm 2 Yes 20 
[11] DVCCTA F ±2V 3mW 0.5μm 1 Yes 3 
[14] FB-VDBA F ±1V NA BiCMOS 0 Yes 3 
[16] OTA F ±2.5V 0.565mW BJT 0 Yes 100000 
[19] OTA F NA 0.5μW 0.35μm 1 Yes NA 
[27] VDCC F ±0.45V 556μW 90nm 2 No NA 
[28] VDCC F ±0.9V NA 0.18μm 2 Yes NA 
[32] CMOS F ±0.9V 53.2μW 0.18μm 0 No 50 
[37] CMOS F ±3V 5.28mW 0.5μm 3 Yes 10 
[40] DVCC F ±0.2.5V NA 0.25μm 0 Yes 15 
[43] CBTA F ±1.5V 43.3mW 0.25μm 2 NA NA 
[44] FB-VDBA F ±1V NA BiCMOS 0 Yes 3 
[47] CMOS F ±0.9V 53.2μW 0.18μm 0 No NA 







0.18μm 0 Yes 3600 
CCII 
 
From Table 3-8, it is shown that the proposed work excelled the other designs in terms of 
low-power consumption except for work [27] as it consumes large silicon area and not 
tunable. Also, the proposed work uses less silicon area because of the absence of extra 
passive elements and has high tunable range (up to 3600) compared with the others except 
for [16] as it uses BJT which is known for their linearity. 
3.3.3 Applications 
 
The suitable applications for such tunable capacitors are biomedical ones, since biomedical 
signals are time records of biomedical events like heart movements or stimulated neuron. 
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When biomedical signals are produces, an electric potential is generated that can be 
measured such as Electroencephalogram (EEG) and Electrocardiogram (ECG). Large 
amplification for such signals is necessary since the electric potential generated from the 
body is in range of micro to millivolt range. Pre-filtering is needed using analog filters to 
attenuate undesired high frequency noise as ECG signals occupy a frequency bandwidth 
1mHz -100Hz while EEG occupy 10mHz – 30Hz [52], hence the need of this work to 
design such filters. 
The tunable capacitors are also needed in the amplification stage for controlling the gain 
of biomedical signals such as Chopper stabilization which is an established for suppressing 
offsets and drifts coming from neuro field potentials (NFP) and is shown in Figure 3-19 
[53]. 
 
Figure 3-19 Chopper amplifier architecture 
 
Tunable capacitors are also needed in biomedical sensor interface as implants to measure 
and process NFP. This interface is called analog front-end (AFE) and is shown in Figure 
3-20 which consists of an instrumentation amplifier (IAMP) and an antialiasing filter, in 
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this case a sinc antialiasing filter (SAAF) is used [54]. The SAAF filter provides tunable 
gain due the tunable capacitors. 
 
Figure 3-20 system block diagram of a biomedical sensor interface 
 
Tunable filters are achieved with tunable capacitors and are generally used in any typical 
data acquisition for biomedical signals shown in Figure 3-21 [55]. 
 




On-chip high capacitor values are used for generating low frequency on-board clock which 
is required for designing switched-capacitors (SC) filters that are preferred for high-
performance low-frequency applications because of their high accuracy, low sensitivity to 
parasitic elements and has reduced harmonic distortion [55]. 
The performance of the floating capacitance simulator is very important in biomedical 
applications especially low frequency and low-power ones. To test the performance of the 
proposed tunable capacitance simulator, simple low-pass, high-pass and band-reject filters 
are used as illustrated in Figure 3-22. The resistance RL for the low-pass filter circuit is 
10MΩ, the resistance RH from the high-pass filter is 1MΩ and the resistance RB for the 
band-reject filter is 1MΩ with the inductor L equals to 100H. The frequency responses of 
the filters were recorded with total multiplication factor of 120, 1200 and 3600 for both 
simulated and expected values for the filters are shown in Figure 3-23, Figure 3-24 and 
Figure 3-25 respectively.  
 





Figure 3-23 Simulation of the low-pass filter circuit with total scaling factor of 120, 1200 and 3600  
 
 





Figure 3-25 Simulation of the band-reject filter circuit with total scaling factor of 120, 1200 and 3600 
 
It is shown that a filter with tunable cut-off frequencies can be achieved with low power 
consumption and good accuracy. 
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4 CHAPTER 4 
CONCLUSION AND FUTUTRE WORK 
4.1 Conclusions 
In this thesis, a wide tunable floating and grounded capacitance multiplier design has been 
presented, utilizing two stages of multiplication.  The design presented the ability of having 
a wide tuning range with maximum error less than 8.6% and is insensitive to temperature 
variations. The proposed design enjoys low power consumption, high accuracy, wide 
tunable range, high multiplication factor and small silicon area. The proposed design is 
designed to work in low frequency applications which suits the biomedical applications, 
low frequency filters and oscillators where large time constant is required. 
4.2 Future Work 
• Layout simulation for the proposed design if possible. 
• Enhance the accuracy of the OTA design. 
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